

# Efficient Automatic Speech Recognition on the GPU

Jike Chong, Ekaterina Gonina, Kurt Keutzer

Department of Electrical Engineering and Computer Science, University of California, Berkeley jike@eecs.berkeley.edu, egonina@eecs.berkeley.edu, keutzer@eecs.berkeley.edu

ASR Characteristics and Software Architecture

algorithmic step in Phase 1 and

The algorithm typically tracks

The various components of the

interpretations (or active states) at

Models typically contain millions of

states and tens of millions of arcs

10,000 - 20,000 alternative

Phase 2:

the same time



Decoding Time per Second of Speech

An order of magnitude speed up was achieved as compared to a

SIMD optimized sequential implementation running on one core

The compute intensive phase was accelerated by 17.7x

leverage more computing platform parallelism

The communication intensive phase was accelerated by 3.7x

Synchronization overhead is dominating execution time as we

[sec] 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5

of Core i7 processor

## Automatic Speech Recognition (ASR)



Automatic speech recognition (ASR) allows multimedia content to be transcribed from acoustic waveforms to word sequences This is a challenging task as there can be exponentially many ways to interpret an utterance (a sequence of phones) into words

ASR uses the hidden Markov model (HMM) States are hidden because phones are indirectly

observed through the waveform Must infer the most likely interpretation while

taking the language model into account

-----Recognize Speech



waveform, compares them to the recognition network, and infers the most likely word

The recognition network is compiled off-line from a variety of knowledge sources and trained using powerful statistical learning techniques

The inference process traverses a graph-based recognition network using the Viterbi algorithm

This architecture is modular and flexible: It can be adapted to recognize different languages by swapping in different recognition networks and different speech feature extractors, the inference engine would remain unchanged



infer the most likely interpretation of the observed waveform It has a forward pass and a backward pass The forward pass has two phases

of execution Phase 1 evaluates the observation probability, which matches the

recognition network can be observation to known speech model composed using Weighted Finite states (dashed arrows) State Transducer (WFST) Phase 2 references historic techniques information and evaluates the likelihood of going from one time step to the next (solid arrows)

$s_{t} = \max_{s_{t-1}} m_{t} \cdots m_{t-1} (s_{t-1}) \cdot P(s_t s_{t-1}) \cdot P(s_t s_{t})$	Inference Engine: Beam Search with Graph Ti Berative through one time step at
de: State $\bigcirc$ A Pruned State $\blacksquare$ An Observation $P(x k_1) \rightarrow P(x k_1, r_1) \Rightarrow m[[x_1] \Rightarrow m[k-l][x_1]$ size for a WWST language model size. 4 million. # arcs: 10 million. # observations: 100/sec g# active states per firms size: 10,000 – 30,000	in such fair search algo search algo searc
The fine-grained concurrency in ASR lies in the evaluation of ea	The software architecture     inference process is defin

inference process is defined above: There is an iterative outer loop that examines one input observation (corresponding to a 10ms time step) at a time

۵

of the

The two phases of execution dominate each iteration Concurrency lies in each algorithm steps in the two phases The software architecture presents significant challenges when implemented on the GPU, see below for details

Want to learn more about this topic? Session 2046 - Efficient Automatic Speech Recognition on the GPU Thursday, September, 23rd, 15:00 - 15:50

### Challenge 3:

#### Conflict-free reduction in graph traversal to implement the Viterbi beam-search algorithm Thread 0

During graph traversal, active states are being processed by parallel threads on different cores Write-conflicts frequently arise when threads are trying to update the same destination states To further complicate things, in statistical inference, we would like to only keep the most likely result

A section of a Weighed Finite State Transd just the most likely result for each state is essential for achieving good performance

#### Solution 3:

Implement lock-free accesses of a shared map leveraging advanced GPU atomic operations to enable conflict-free reductions address, val);

CUDA offers atomic operations with various flavors of arithmetic operations The "atomicMax" operation is ideal for

statistical inference on GPU By using it in all threads, the final result in each atomically accessed memory location will be the maximum of all results that was attempted to be written to that

memory location This type of access is lock-free from the software perspective, as the write-conflict

resolution is performed by hardware

Atomically writing results in to a memory location is a process of reduction Hence, this process is performing a conflict-free reduction

## Results

- The speech model is taken from the SRI CALO real time meeting recognition system The acoustic model includes 52K triphone states clustered into 2.613 mixtures of
- 128 Gaussian components The pronunciation model contains 59K words with 80k pronunciations
- A small back-off bigram language model with 167k bigram transitions was used Results presented are based on:
- Manycore: GTX280 GPU, 1.296GHz, 1GB Sequential: Core i7 920, 2.66GHz, 6GB
- The accuracy achieved for CPU and GPU implementations are identical

## Key Lessons

#### Challenge 1:

Having the freedom to improve the data layout of the runtime data structures is crucial to effectively exploit the fine-grained concurrency in ASR

#### Challenge 2:

Toread 1

Active state

atomicMax(address, val); i

Mem ....

Thread 2

An effective sequential algorithm often cannot be directly translated into a parallel algorithm, e.g. Memoization does not have an equivalent efficient parallel form, the sort-and-filter approach for finding unique element in a list has to be dramatically modified to execute efficiently on a GPU

#### Challenge 3:

Hardware atomic operation support is extremely important for highly parallel application development

82.7% Compute Intensive 17.3% Communication In

Various flavors of atomic instructions with arithmetic and logic operations enable highly efficient implementations for statistical infe problems in machine learning based applications

#### Challenge 4:

Local synchronization scope important to leverage for relieving global synchronization bottlenecks

#### Challenge 4:

Parallel construction of a shared queue while avoiding sequential bottlenecks when atomically accessing gueue control variables



When many threads are trying to insert tasks into a global task queue. significant serialization occurs at the point of the queue control variables



#### Solution 4:

Use of hybrid local/global atomic operations and local buffers for the construction of a shared global queue to avoid sequential bottlenecks in accessing global queue control variables

By using hybrid global/local queues we can eliminate the single point of serialization Each multiprocessor can build up its local queue using local atomic operations, which have much lower latency than the global atomic operations The writes to the shared global queue





Q Head Ptr Q size Global Task Queue



are performed in one batch process, and thus are significantly more efficient





concurrent tasks that represent the most likely alternative interpretations of the input being tracked To track these alternative interpretations, one has to reference a selected subset of

data from the WFST Recognition Network with a sparse irregular graph structure The concurrent access of irregular data structure requires "uncoalesced" memory accesses in the middle of important algorithm steps, which degrades performance



#### Solution 1:

Challenge 1:

### Construct efficient dynamic vector data structure to handle

ou aour o to nunaro								
irregular data	_	Manycore GPU Data Control			re GPU Control	CPU Control Data		
accesses	Y	CIT-	(s) 	in the second			Read Files	and the second
<ul> <li>Instantiate a Phase 0 in the implementation to gather all operands necessary for the current time step of the algorithm</li> <li>Caching them in a memory- coalesced runtime data structure allows any uncoalesced accesses to happen only once for the full time step</li> </ul>		W R W R	R	R		Phan 0 Instan Const Papar Actual Papar Actual Canya Casuali Pama 2 Graph Traversa Graph Traversa Case Bactrao Log	Colect Bachnoch	W R R



### Solution 2:

Challenge 2:

#### Implement efficient find-unique function by leveraging the GPU global memory write-conflict-resolution policy



Eliminating redundant work when threads

are computing results for an unpredictable subset of the problems based on input or for

In a recognition network, there are millions	2	
of states, each labeled with one of - 2 000		Real Time
tight tighters labels	1.8 1.9	Factor for
lied inpriorie labels	1.0	Observation
<ul> <li>In a typical recognition sequence, only</li> </ul>	1.4	Probability
20% of the triphone states are used for	1.2	Computation
observation probability computation	0 to 1	0.220
	0.0	0.109

All unique Encounterer

Real Time Factor shows the number of sec

