

#### **The Future of GPU Computing**

#### **Bill Dally**

Chief Scientist & Sr. VP of Research, NVIDIA Bell Professor of Engineering, Stanford University November 18, 2009



#### **The Future of Computing**

#### **Bill Dally**

Chief Scientist & Sr. VP of Research, NVIDIA Bell Professor of Engineering, Stanford University November 18, 2009

#### Outline




- Single-thread performance is no longer scaling
- Performance = Parallelism
- Efficiency = Locality
- Applications have lots of both
- Machines need lots of cores (parallelism) and an exposed storage hierarchy (locality)
- A programming system must abstract this
- The future is even more parallel



# Single-threaded processor performance is no longer scaling

#### Moore's Law





- In 1965 Gordon Moore predicted the *number of transistors* on an integrated circuit would double every year.
  - Later revised to 18 months
- Also predicted L<sup>3</sup> power scaling for constant function
- No prediction of processor performance


Moore, Electronics 38(8) April 19, 1965



# More Transistors Architecture More Performance Applications More Value

## The End of ILP Scaling






Dally et al., The Last Classical Computer, ISAT Study, 2001

# **Explicit Parallelism is Now Attractive**






Dally et al., The Last Classical Computer, ISAT Study, 2001

### Single-Thread Processor Performance vs Calendar Year





#### Source: Hennessy & Patterson, CAAQA, 4th Edition



# Single-threaded processor performance is no longer scaling

#### **Performance = Parallelism**




#### **Chips are power limited**


#### and most power is spent moving data

## **CMOS Chip is our Canvas**






### 4,000 64b FPUs fit on a chip





#### Moving a word across die = 10FMAs Moving a word off chip = 20FMAs





64b Floating Point



#### **Chips are power limited**

#### Most power is spent moving data

**Efficiency = Locality** 



#### **Performance = Parallelism**

#### **Efficiency = Locality**

# **Scientific Applications**



#### Large data sets


- Lots of parallelism
- Increasingly irregular (AMR)
  - Irregular and dynamic data structures
  - Requires efficient gather/scatter


#### Increasingly complex models


Lots of locality

# Global solution sometimes bandwidth limited

Less locality in these phases









# Performance = Parallelism Efficiency = Locality

Fortunately, most applications have lots of both.

Amdahl's law doesn't apply to most future applications.



Exploiting parallelism and locality requires:


Many efficient processors (To exploit parallelism)

An exposed storage hierarchy (To exploit locality)

A programming system that abstracts this

#### **Tree-structured machines**






#### **Optimize use of scarce bandwidth**




- Provide rich, exposed storage hierarchy
- Explicitly manage data movement on this hierarchy
  - Reduces demand, increases utilization



# Fermi is a throughput computer






#### 512 efficient cores

#### Rich storage hierarchy

- Shared memory
- L1
- L2
- GDDR5 DRAM

#### Fermi





#### **Avoid Denial Architecture**



- Single thread processors are in denial about parallelism and locality
- They provide two illusions:
  - Serial execution Denies parallelism
    - Tries to exploit parallelism with ILP inefficient & limited scalability
  - Flat memory Denies locality
    - Tries to provide illusion with caches very inefficient when working set doesn't fit in the cache

These illusions inhibit performance and efficiency



#### **CUDA Abstracts the GPU Architecture**

#### Programmer sees many cores and exposed storage hierarchy, but is isolated from details.





Launch a cooperative thread array foo<<<nblocks, nthreads>>>(x, y, z);


Explicit control of the memory hierarchy \_\_\_\_shared\_\_ float a[SIZE] ;

Also enables communication between threads of a CTA

Allows access to arbitrary data within a kernel


#### **Examples**






# **Current CUDA Ecosystem**





#### **Ease of Programming**





#### Source: Nicolas Pinto, MIT


🐴 Nexus CUDA Samp	ples.90 (Debugging) - Microsoft Visual Studi	lio (Administrator)													- 0	8
File Edit View	Project Build Debug Nexus Tools	Test Window Help														
Image: Second secon																
i 🕨 🗉 🖬 🖨	≽ 🖻 🗊 🖕 Hex 👒 🗔 📲 🗒 🕏	😼 🏊 🔺 🛊 ≢ 🗏 🛛 🕻	🗕 🖓 🗣 🖓 🛱 🖓 의	Ę												
Process: [4560] GPU	J - matrixMul.e • Thread: [2772376] <no na<="" td=""><td>lame&gt; 🛛 🔻 💘 💱 Stack Frame:</td><td>Module: 60956632 - [0] _Z9n 🕶 📮</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></no>	lame> 🛛 🔻 💘 💱 Stack Frame:	Module: 60956632 - [0] _Z9n 🕶 📮													
							<b>→</b> X	Nex	us CUDA D	evice Summ	ary					<del>.</del> ×
Image: Image									Na	me			De	etails		
Solution 'Nexus CUDA Samples.90' (3 projects) // required to compute the block sub-matrix						<b>^</b>		Devices							11	
🖃 📴 matrixMul									Devices							
🖽 🛄 inc																
🖃 🗁 src											D	0				
- D matrixMul.cu // Declaration of the shared memory arra						used	to III		Context			ice 0				
NVIDIA Nexus - CUDA Focus Picker					LIGY NO	abcu				ile 6095663		-		kus 1.0/Samples		g
shared_float As[BLOCK_				BLOCK	SIZE1;				Grid		_Z9r	matrixMulPfS	_S_ii<<<(8	3,5),(16,16,1), 0>	>>	
	Dimensions							•	Block	0	War	p Mask: 0x00	0000FF			
		<pre>// Declaration of the shared memory array Bs used to</pre>							≣ W	arp O	Activ	ve Mask: 0xF	FFFFFFF,	PC: 0x000703E	8, matrixMul_	k
Block:	0, 0, 0 8, 5, 1	// store the sub-matrix of B							≣ W	arp 1	Activ	ve Mask: 0xF	FFFFFFF,	PC: 0x000703E8	3,	
Thread:					[_SIZE];				≡ w	arp 2	Activ	ve Mask: 0xF	FFFFFF,	PC: 0x000703E	3,	
Ihread: 0, 0, 0 16, 16, 1									= W	arp 3	Activ	ve Mask: 0xF	FFFFFFF.	PC: 0x000703E	3.	
(i) Examples // Load the matrices from device men					-		Ξ			arp 4	Activ	ve Mask: 0xF	FFFFFF	PC: 0x000703E8	3	1.1
#129 for block index 129 // to shared memory; each thread				load	ls					arp 5				PC: 0x000703E		
10 for coordinates 10, 0 // one element of each matrix														PC: 0x000703E	· · · · · · · · · · · · · · · · · · ·	1.1
10, 5 for coordinates 10, 5 AS(ty, tx) = A[a + wA * ty + tx];				-						/arp 6					· · · · · · · · · · · · · · · · · · ·	1.1
BS(ty, tx) = B[b + wB * ty + tx]				;					≞ W	arp /	Activ	ve Mask: UxH	++++++	PC: 0x000703E8	3,	1.1
OK Cance // Synchronize to make sure the mat					cas ara	loade										1.1
ynchreads();						roaue	۲									1.1
solution Explorer 🛽	Class View	<					•									
					4											1.14
Locals Name	Value		туре		emory 1	000024							_	(a)   Caluman		τ×
	{x = 16, y = 16, z = 1}		const dim3		ddress: 0x00									(#) Columns:		•
	$\{x = 10, y = 10, z = 1\}$ $\{x = 8, y = 5, z = 1\}$		const dim3											œéM>àño>.ù.>		*
	= 8, y = 5, z = 1; const ams const cons													c??-MK?'YH?. b=.0.?Z=->ä'		
		0000024 {0.20108646, 0.23432112, 0.2616657, 0.18860439,} float[16] _shared												?Ä™a?Â.a≻Bá		
	0x00000064 {0.88125247, 0.21982482, 0.157		float[16]shared	- 0x(	00000078	eb 43	75 3f	Ba ed o	c4 3e ba	dd dc 3e	54 2f 2a 3	3f 23 b5 9		ëCu?ŠíÄ>°ÝÜ>		
+ <b>◊</b> [2]	0x000000a4 {0.55427718, 0.1802118, 0.7669		float[16]shared								bf 54 3f 8			u\$?űb?š;M?©		
+ 🧳 [3]	0x000000e4 {0.60716575, 0.673513, 0.2610	0e4 {0.60716575, 0.673513, 0.26108584, 0.37244788,} float[16] _shared_ 0x0000002 a3 3e 0x0000000B7 3e ba									44 3f 22 c			£>.å.?q.8>.W		
🕀 🧳 Bs	0x00000424 {{0.80645162, 0.41080967, 0.12	2955107, 0.26792198,}, {0.17975	4( float[16][16]shared											<pre>&gt;~AU=Uam?œA1 !M.?Ö7k?Û}m?</pre>		
🧳 a	0		int											}#?70.?Yk,?.		
	0		int	0x0	000000F6	5b 3e	10 35	88 3e 2	21 6f 10	3f 04 2d	82 3e 89 5	51 c4 3d 5	b 99 ad	[>.5 <sup>*</sup> >!o.?	. > . QÄ=[""-	
•	0		int											>>Í«f?‡`.		
	0		int											.I??Ü.1=.ÉA>		-
🛕 tv 🖂 Autos 📼 Locals 🗄	n S-Threads 💀 Modules 👼 Watch 1		int								f3 36 3f 4 nding Checki		e er bl	.÷;îûv?/=n	067H.X>1±	•
Autos 🔊 Locais	Skillinger Ralmarcu T.				memory 1	ç Call		ыеакро		nput USPe						
Ready											Ln 1	.10 C	ol 1	Ch1		INS
															3:57 PM	



#### The future is even more parallel

# **CPU scaling ends, GPU continues**





2017

# DARPA Study Indentifies four challenges for ExaScale Computing



ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems

Peter Kogge, Editor & Study Lead Keren Bergman Shekhar Borkar Dan Campbell William Carlson William Dally Monty Denneau Paul Franzon William Harrod Kerry Hill Jon Hiller Sherman Karj Stephen Keckler Dean Klein Robert Lucas Mark Richard Al Scarpelli Steven Scott Allan Snavely Thomas Sterling R. Stanley William Katherine Yelick

September 28, 2008

This work was sponsored by DARPA IPTO in the ExaScale Computing Study with Dr. William Harrod as Program Manager. AFRL contract number FA8650-07-C-7724. This report is published in the interest of scientific and technical information exchange and its publication does not constitute the Government's approval or disupproval of its ideas or findings

ADD

NOTICE

Using Government drawnings, specifications, or other data included in this document for any purpose other than Government procurement does not in any way oblighte the U.S. Government. The fact that the Government formulated or supplied the drawnings, specifications, or other data does not increase the holder or any other person or corporation, or corvey any rights or permission to manufacture, use, or cell any patiented investion that ary relates to them.

APPROVED FOR PUBLIC RELEASE, DISTRIBUTION UNLIMITED

## Available at www.darpa.mil/ipto/personnel/docs/ExaScale\_Study\_Initial.pdf

#### **Report published September 28, 2008:**

- Four Major Challenges
  - Energy and Power challenge
  - Memory and Storage challenge
  - Concurrency and Locality challenge
  - Resiliency challenge

#### Number one issue is *power*

- Extrapolations of current architectures and technology indicate over 100MW for an Exaflop!
  - Power also constrains what we can put on a chip

# **Energy and Power Challenge**



#### Heterogeneous architecture

- A few latency-optimized processors
- Many (100s-1,000s) throughput-optimized processors
  - Which are optimized for ops/J
- Efficient processor architecture
  - Simple control in-order multi-threaded
  - SIMT execution to amortize overhead
- Agile memory system to capture locality
  - Keeps data and instruction access local
- Optimized circuit design
  - Minimize energy/op
  - Minimize cost of data movement

\* This section is a projection based on Moore's law and does not represent a committed roadmap

## **An NVIDIA ExaScale Machine in 2017**



- 2017 GPU Node 300W (GPU + memory + supply)
  - 2,400 throughput cores (7,200 FPUs), 16 CPUs single chip
  - 40TFLOPS (SP) 13TFLOPS (DP)
  - Deep, explicit on-chip storage hierarchy
  - Fast communication and synchronization
- **Node Memory** 
  - 128GB DRAM, 2TB/s bandwidth
  - 512GB Phase-change/Flash for checkpoint and scratch
- Cabinet ~100kW
  - 384 Nodes 15.7PFLOPS (SP), 50TB DRAM
  - Dragonfly network 1TB/s per node bandwidth
- System ~10MW
  - 128 Cabinets 2 EFLOPS (SP), 6.4 PB DRAM
  - Distributed EB disk array for file system
  - Dragonfly network with active optical links
  - RAS
    - ECC on all memory and links
    - Option to pair cores for self-checking (or use application-level checking)

**Fast local checkpoint** This section is a projection based on Moore's law and does not represent a committed roadmap



## Conclusion



# Performance = Parallelism Efficiency = Locality

Applications have lots of both.

GPUs have lots of cores (parallelism) and an exposed storage hierarchy (locality)