 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
| • |
PCI protocol
transactions issued by the GPU are always
|
|
|
snooped on the
Front Side Bus (FSB)
|
|
|
|
– |
CPU memory type
(UC, USWC, WB, WT, etc) does not affect PCI
|
|
transaction
coherency
|
|
|
| • |
PCI transactions
issued by the GPU all travel through the
|
|
|
system topology
at the same priority level
|
|
|
| • |
Conservative PCI
ordering rules are enforced
|
|